Browsing by Author Cui, Xiaoxin

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Showing results 1 to 20 of 113  next >
Issue DateTitleAuthor(s)
Aug-2022A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized subranging ADC for AI edge applicationsXiao, Kanglin; Cui, Xiaoxin; Qiao, Xin; Wang, Xin 'an; Wang, Yuan
2007A 2-level FSK demodulator for digital-IF receiverCui, Xiaoxin; Yu, Dunshan; Zhang, Xing
25-Oct-202128 nm asynchronous area-saving AES processor with high Common and Machine learning side-channel attack resistanceZou, Qingyun; Cui, Xiaoxin; Dai, Zhenhui; Kuang, Yisong; Zhong, Yi; Zou, Chenglong; Cui, Xiaole
Jul-2021A 64K-Neuron 64M-1b-Synapse 2.64pJ/SOP Neuromorphic Chip With All Memory on Chip for Spike-Based Models in 65nm CMOSKuang, Yisong; Cui, Xiaoxin; Zhong, Yi; Liu, Kefei; Zou, Chenglong; Dai, Zhenhui; Wang, Yuan; Yu, Dunshan; Huang, Ru
Jun-2022A 65 nm 73 kb SRAM-Based Computing-In-Memory Macro With Dynamic-Sparsity ControllingQiao, Xin; Song, Jiahao; Tang, Xiyuan; Luo, Haoyang; Pan, Nanbing; Cui, Xiaoxin; Wang, Runsheng; Wang, Yuan
2008An Acquisition Circuit in Global Positioning System ReceiversCui, Xiaoxin; Peng, Chungan
2010An adaptive edge enhancement algorithm and hardware implementationLong, Jinkai; Cui, Xiaoxin; Yu, Dunshan
2013AHardware implementation of des with combined countermeasure against DPACui, Xiaoxin; Li, Rui; Wei, Wei; Gu, Juan; Cui, Xiaole
2005Analysis on a Game Model for Software Test Process Based on ROICui, Xiaole; Wang, Xinan; Zhang, Xing; Cui, Xiaoxin
2021The ANN Based Modeling Attack and Security Enhancement of the Double-layer PUFCui, Xiaole; Chen, Yongliang; Ye, Wenqiang; Cui, Xiaoxin
2006Application of high-level design of hardware with timed CSPCui, Xiaoxin; Yu, Dunshan; Cui, Xiaole; Sheng, Shimin
2024The area-efficient gate level information flow tracking schemes of digital circuit with multi-level security latticeChen, Yongliang; Cui, Xiaole; Cui, Xiaoxin; Zhang, Xing
Dec-2023An Area-Efficient In-Memory Implementation Method of Arbitrary Boolean Function Based on SRAM ArrayZhang, Sunrui; Cui, Xiaole; Wei, Feng; Cui, Xiaoxin
2019BINARY CONVOLUTIONAL NEURAL NETWORK FOR BRAIN COMPUTER INTERFACESZhao, Shiqi; Cui, Xiaoxin; Fan, Yuanning; Zou, Chenglong; Yu, Dunshan
2013Carrier-aided smoothing for real-time Beidou positioningLei, Dengyun; Lu, Weijun; Cui, Xiaoxin; Yu, Dunshan
2013A combined countermeasure against DPA and implementation on desLi, Rui; Cui, Xiaoxin; Wei, Wei; Wu, Di; Liao, Kai; Liao, Nan; Ma, Kaisheng; Yu, Dunshan; Cui, Xiaole
2018A Compact and Accelerated Spike-based Neuromorphic VLSI Chip for Pattern RecognitionLi, Cheng; Wang, Yuan; Zhang, Jin; Cui, Xiaoxin; Huang, Ru
2012A Compact Implementation of Masked AES S-BoxWei, Wei; Cui, Xiaoxin; Wu, Di; Li, Rui; Ma, Kaisheng; Yu, Dunshan; Cui, Xiaole
2022A Comparative Study on the Performance and Security Evaluation of Spiking Neural NetworksLi, Yanjie; Cui, Xiaoxin; Zhou, Yihao; Li, Ying
2010Computational Electromagnetics Research for Discontinuities in Microwave CircuitsLong, Jinkai; Cui, Xiaoxin; Yu, Dunshan