Showing results 1 to 20 of 23
next >
Issue Date | Title | Author(s) |
2015 | An adaptive inter CU depth decision algorithm for HEVC | Liu, Jie; Jia, Huizhu; Xiang, Guoqing; Huang, Xiaofeng; Cai, Binbin; Zhu, Chuang; Xie, Don |
2006 | Algorithmic and architectural co-design for integer motion estimation of AVS | Sheng, Bin; Gao, Wen; Xie, Don |
2014 | A background modeling scheme based on high efficiency motion classification for surveillance video coding | Liao, Pei; Huang, Xiaofeng; Jia, Huizhu; Wei, Kaijin; Cai, Binbin; Xiang, Guoqing; Xie, Don |
2014 | A background modeling scheme based on high efficiency motion classification for surveillance video coding | Liao, Pei; Huang, Xiaofeng; Jia, Huizhu; Wei, Kaijin; Cai, Binbin; Xiang, Guoqing; Xie, Don |
2018 | Content adaptive constraint based image upsampling | Yang, Fan; Jia, Huizhu; Xie, Don; Chen, Rui; Gao, Wen |
2010 | Efficient Macroblock Pipeline Structure in High Definition AVS Video Encoder VLSI Architecture | Yin, Hai Bing; Qi, Hong Gang; Jia, Huizhu; Xie, Don; Gao, Wen |
2009 | An efficient VLSI architecture for CBAC of AVS HDTV decoder | Zheng, Junhao; Gao, Wen; Wu, David; Xie, Don |
2013 | An efficient zigzag scanning and entropy coding architecture design | Cui, Tongbing; Zhu, Chuang; Cai, Yangang; Li, Meng; Jia, Huizhu; Xie, Don; Gao, Wen |
2015 | Fast algorithm of coding unit depth decision for HEVC intra coding | Huang, Xiaofeng; Jia, Huizhu; Wei, Kaijin; Liu, Jie; Zhu, Chuang; Lv, Zhengguang; Xie, Don |
2016 | Fast algorithms and VLSI architecture design for HEVC intra-mode decision | Huang, Xiaofeng; Jia, Huizhu; Cai, Binbin; Zhu, Chuang; Liu, Jie; Yang, Mingyuan; Xie, Don; Gao, Wen |
2012 | A Flexible and High-Performance Hardware Video Encoder Architecture | Wei, Kaijin; Zhang, Shanghang; Jia, Huizhu; Xie, Don; Gao, Wen |
2010 | Hardware Oriented Algorithm Analysis and Modification for High Definition AVS Video Encoder VLSI Implementation Digest of Technical Papers | Yin, Hai Bing; Qi, Hong Gang; Xie, Don; Gao, Wen |
2012 | A high speed and efficient architecture of VLD for AVS HD video decoder | Liu, Yutong; Yang, Zhenqiang; Jia, Huizhu; Xie, Don |
2013 | A HIGHLY EFFICIENT EXTERNAL MEMORY INTERFACE ARCHITECTURE FOR AVS HD VIDEO ENCODER | Huang, Xiaofeng; Zhu, Chuang; Zhang, Lei; Wei, Kaijin; Jia, Huizhu; Xie, Don; Gao, Wen |
2010 | An Intra Prediction Pipeline Architecture Design for AVS Encoder | Zhu, Xiangkui; Yin, Haibin; Gao, Wen; Qi, Honggang; Xie, Don |
2017 | Memory interface design for AVS HD video encoder with Level C plus coding order | Huang, Xiaofeng; Wei, Kaijin; Xiang, Guoqing; Jia, Huizhu; Xie, Don |
2007 | A novel pipeline design for H.264 CABAC decoding | Zheng, Junhao; Wu, David; Xie, Don; Gao, Wen |
2008 | A novel VLSI architecture of motion compensation for multiple standards | Zheng, Junhao; Gao, Wen; Wu, David; Xie, Don |
2012 | An optimized hardware video encoder for AVS with level C+ data reuse scheme for motion estimation | Wei, Kaijin; Zhou, Rongwei; Zhang, Shanghang; Jia, Huizhu; Xie, Don; Gao, Wen |
2021 | Part-aware Progressive Unsupervised Domain Adaptation for Person Re-Identification | Yang, Fan; Yan, Ke; Lu, Shijian; Jia, Huizhu; Xie, Don; Yu, Zongqiao; Guo, Xiaowei; Huang, Feiyue; Gao, Wen |